6U FPGA-based VMEbus SBC Boasts Triple Redundancy

  • Page 1 of 1
    Bookmark and Share

A 6U FPGA-based, triple-redundant 64-bit VMEbus SBC employs a lock-step architecture keeping software development at a minimum. With this redundant lock-step system that increases system reliability, the SEU-resistant A602 from Men Micro runs the same set of operations in parallel to ensure that the programming only views the hardware components once, making the new board suitable for mission-critical applications including those in the avionics and railway markets. Developed according to DO-254, the single-slot COTS-based A602 offers reliability and economical implementation with high reliability up to Design Assurance Level (DAL) A (catastrophic) in avionics and up to Safety Integrity Level (SIL) 4 in trains, the most stringent level in each class.

To ensure high safety standards, the 900 MHz PowerPC 750, the 512 Mbyte main memory and the internal structure of the FPGA are triple-redundant.  Critical functions, like voters implemented as IP cores in the FPGA, monitor at least two of the three redundant components to provide the same result to guarantee system reliability.  In the event one of the three redundant components fails, the system remains completely operational providing the required availability for highly critical systems.

Standard I/O contained in the FPGA is accessible via the rear.  This includes a sextuple UART, an I²C bus and an RS-232 interface that can also be led to the front.  The A602 also provides two PMC slots, one accessed via the front or rear I/O that can be used with all standard PMC modules and the other for an AFDX PMC connection via rear I/O. Operating temperature is -40° to +50°C with qualified components. Pricing is $12,994. 

MEN Micro, Ambler, PA. (215) 542-9575. [].