PRODUCTS & TECHNOLOGY
Algorithmic Memory Technology: Speeding the Design of Embedded Multiport Memory
Page 1 of 1
A new technology to enhance embedded memory has been dubbed Algorithmic Memory Technology by its inventor, Memoir Systems. Now available in as a product family called Rennaissance 2X, it creates new multiport embedded memories by combining algorithms with standard 1-port SRAM, the technology brings a new approach to embedded memory development across the semiconductor industry. Renaissance 2X offers four separate memory generators: a 2 port (1R1W), a dual port (2RW), and specialty memories for 2Ror1W and 1RW1W.
Renaissance 2X eliminates the need to build multiple variants of dual-port and 2-port physical compilers based on the conventional 8-transistor memory bit cells for new process nodes. As a result, customers benefit from dramatically improved time-to-market and time-for-adoption of new process nodes, reduced development cost and maintenance effort, and lowered risk to build embedded multi-port memories. Furthermore, Renaissance 2X offers up to 30% increased clock speeds and up to 50% area and power savings over comparable industry-standard physical memory compilers.
Perhaps the most fundamental change Renaissance 2X brings is that it eliminates the need for specialized 8-transistor bit cell development. While single-port memories use 6-transistor bit cells, traditional dual-port and 2-port memories require specialized 8-transistor bit cells. This requires extra effort to develop an additional set of physical compilers, and also necessitates extensive silicon validation and characterization. It also means maintaining several versions of these compilers for high density and high speed versions, and for several process variants.
This then delays chip design starts on a new process node. In contrast, Renaissance 2X creates dual-port and 2-port memories by building on 1-port SRAM, thus obviating the need for 8-transistor dual-port and 2-port bit cells and avoiding the associated costs, risks and delays. Furthermore, since the new memories are constructed from IP which has been exhaustively formally verified, no further silicon verification is required.Renaissance 2X Generators are available now and list pricing starts at $250K plus royalties.
With Algorithmic Memory technology, Renaissance 2X provides faster time to tape out chips on a new process node, significantly reducing area and power, increasing performance, providing application-optimized memories for a variety of usages, lowering total memory development and ownership cost, and reducing SoC design risk by eliminating the need for further silicon validation.
Santa Clara, CA.